detectors/slsDetectorPackage
24
1
Fork 0
mirror of https://github.com/slsdetectorgroup/slsDetectorPackage.git synced 2026-01-20 18:11:03 +01:00
Code Issues Actions Packages Releases Activity

remove hardcoded MH02 startup
All checks were successful
Build on RHEL9 / build (push) Successful in 3m45s
Details
Build on RHEL8 / build (push) Successful in 4m51s
Details
Build on local RHEL9 / build (push) Successful in 1m25s
Details
Build on local RHEL8 / build (push) Successful in 3m32s
Details

Browse Source
This commit is contained in:
muelle_m1
2026-01-13 11:05:37 +01:00
parent 045d9440de
commit 0ba1139741
2 changed files with 2 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
slsDetectorServers/xilinx_ctbDetectorServer/chip_config_xilinx.txt
View File

@@ -1,24 +1 @@
# Prepare MH02 configuration # nothing
reg 0xC00C 0x00040041
reg 0xC010 0x01200004
# configure Matterhorn SPI
setbit 0xC014 0
# wait till config is done
pollbit 0xC014 3 0
# reset transceiver
reg 0xC120 0x0
reg 0xC120 0x1
reg 0xC120 0x0
# set MSB LSB inversions and polarity for transceiver
reg 0xC120 0x1e0
# Enable MH02 PLL clock
pattern enable_clock_pattern.pyat
# start the flow
setbit 0xB030 0
clearbit 0xB030 0
sleep 1

39
slsDetectorServers/xilinx_ctbDetectorServer/reset_chip_xilinx.txt
View File

@@ -1,39 +1,2 @@
# turn off clock # nothing
clearbit 0xB018 15
setbit 0xB010 15
sleep 1
# reset Matterhorn periphery
setbit 0xC014 1
sleep 1
# turn on clock
clearbit 0xB010 15
sleep 1
# reset rx transceiver datapath
setbit 0xC120 4
sleep 1
# reset 8b10b counters
setbit 0xC120 9
setbit 0xC120 10
setbit 0xC120 11
setbit 0xC120 12
sleep 1
clearbit 0xC120 9
clearbit 0xC120 10
# reset buffer fifos
reg 0x9024 0xFFFFFFFF
reg 0x9028 0xFFFFFFFF
reg 0x902C 0xFFFFFFFF
reg 0x9024 0x0
reg 0x9028 0x0
reg 0x902C 0x0
setbit 0xA000 18
# load default pattern
pattern readout_pattern.pyat