mirror of
https://github.com/slsdetectorgroup/slsDetectorPackage.git
synced 2025-06-06 01:50:40 +02:00
mythen3 and gotthard2: updated clocks
This commit is contained in:
parent
87d48fd943
commit
02b367ffe8
Binary file not shown.
@ -49,8 +49,8 @@
|
||||
/* Firmware Definitions */
|
||||
#define IP_HEADER_SIZE (20)
|
||||
#define FIXED_PLL_FREQUENCY (020000000) // 20MHz
|
||||
#define READOUT_PLL_VCO_FREQ_HZ (866666688) // Hz
|
||||
#define SYSTEM_PLL_VCO_FREQ_HZ (722222240) // Hz
|
||||
#define READOUT_PLL_VCO_FREQ_HZ (866666688) // 866 MHz
|
||||
#define SYSTEM_PLL_VCO_FREQ_HZ (722222224) // 722 MHz
|
||||
|
||||
/** Other Definitions */
|
||||
#define BIT16_MASK (0xFFFF)
|
||||
|
Binary file not shown.
@ -33,7 +33,7 @@
|
||||
#define DEFAULT_HIGH_VOLTAGE (0)
|
||||
#define DEFAULT_TIMING_MODE (AUTO_TIMING)
|
||||
#define DEFAULT_READOUT_C0 (125000000) // rdo_clk, 125 MHz
|
||||
#define DEFAULT_READOUT_C1 (250000000) // rdo_x2_clk, 250 MHz
|
||||
#define DEFAULT_READOUT_C1 (125000000) // rdo_x2_clk, 125 MHz
|
||||
#define DEFAULT_SYSTEM_C0 (250000000) // run_clk, 250 MHz
|
||||
#define DEFAULT_SYSTEM_C1 (125000000) // chip_clk, 125 MHz
|
||||
#define DEFAULT_SYSTEM_C2 (125000000) // sync_clk, 125 MHz
|
||||
|
@ -8,5 +8,5 @@
|
||||
#define APICTB 0x200131
|
||||
#define APIJUNGFRAU 0x200131
|
||||
#define APIMOENCH 0x200131
|
||||
#define APIMYTHEN3 0x200131
|
||||
#define APIGOTTHARD2 0x200204
|
||||
#define APIMYTHEN3 0x200224
|
||||
#define APIGOTTHARD2 0x200224
|
||||
|
Loading…
x
Reference in New Issue
Block a user