RT access in lgalil ophyd #7

Open
opened 2025-07-17 09:40:47 +02:00 by appel_c · 1 comment
appel_c commented 2025-07-17 09:40:47 +02:00 (Migrated from gitlab.psi.ch)

The logic for accessing the rtx within the read signal of lgalil should be revisited and checked. Best would be to look at this together with HW. This may also be relevant for implementation of galils in the other setups.

https://gitlab.psi.ch/bec/csaxs_bec/-/blob/main/csaxs_bec/devices/omny/galil/lgalil_ophyd.py#L95

The logic for accessing the rtx within the read signal of lgalil should be revisited and checked. Best would be to look at this together with HW. This may also be relevant for implementation of galils in the other setups. https://gitlab.psi.ch/bec/csaxs_bec/-/blob/main/csaxs_bec/devices/omny/galil/lgalil_ophyd.py#L95
appel_c commented 2025-07-17 09:40:48 +02:00 (Migrated from gitlab.psi.ch)

assigned to @wakonig_k and @holler

assigned to @wakonig_k and @holler
Sign in to join this conversation.
No Label
1 Participants
Notifications
Due Date
No due date set.
Dependencies

No dependencies set.

Reference: bec/csaxs_bec#7